RuyiSDK Overview
RuyiSDK is an open-source project initiated by PLCT Lab, designed to provide RISC-V developers with a convenient and comprehensive development environment. It offers:
- Latest hardware information and software support
- Supported devices list
- Software resources including OS images (e.g. RevyOS), toolchains, package managers
Core Objectives:
- Establish a complete development ecosystem for RISC-V
- Promote RISC-V as a mainstream architecture
- Build an active developer community
- Internationalize RuyiSDK for global RISC-V developers
PLCT Lab aims to lead in open-source compilation technology, driving innovation in toolchains and runtime systems while cultivating 10,000 top-tier compilation experts.
This Week’s Highlights (2025-08-21)
-
Optimizing QEMU RISC-V Vector stride LD/ST instructions (25x performance gain)
-
ARISE: Automated RISC-V ISA Extension (1.48% static code & 7.39% dynamic instruction optimization)
-
TROOP optimization for RISC-V vector processors (7% area overhead, 45% energy efficiency boost)
-
GCC Auto-Vectorization for RISC-V Vector Extension 1.0: Comparative study vs x86-64 AVX2
-
Bolt Graphics announces “Zeus” GPU specs (384GB RAM, RISC-V cores, 2026 dev kits)
-
OpenCloudOS achieves hardware virtualization improvements on Milk-V Megrez
-
RISC-V projected to surpass licensing revenue with royalties by 2027
-
China Automotive Chip Alliance launches RISC-V working group
-
RISC-V’s decade in China: Policy-research-supply chain landscape
-
RISC-V Day Tokyo 2025 Autumn (Dec 4, 15th anniversary commemorative)
-
Linux kernel now recognizes AI assistants like Claude as contributors
-
Linux adds BSD Bhyve hypervisor detection (255+ vCPUs support)
Note: All links redirect to Chinese discussions at ruyisdk.cn. Timestamps reflect Beijing Time (UTC+8).